Symbolic Verification of Cache Side-Channel Freedom
نویسندگان
چکیده
منابع مشابه
Attacking scrypt via Cache Timing Side-Channel
This paper gives a motivation for the design of memoryhard key derivation functions (KDFs), a summary of a memory-hard password-based key derivation function called scrypt, and an overview of cache timing attacks. A cache timing attack against scrypt is introduced and described in detail. Finally, additional work necessary to implement the attack and measures to prevent the attack are discussed...
متن کاملSpecification and Verification of Side Channel Declassification
Side channel attacks have emerged as a serious threat to the security of both networked and embedded systems – in particular through the implementations of cryptographic operations. Side channels can be difficult to model formally, but with careful coding and program transformation techniques it may be possible to verify security in the presence of specific side-channel attacks. But what if a p...
متن کاملSymbolic Evaluation of LISP Functions with Side Effects for Verification
In t h i s paper we present a symbolic evaluator of LISP func t i ons . I t can handle d a t a a l t e r i n g funct ions of the RPLACA type, i . e . funct ions that change one datas t ruc ture by rep lac ing par ts of i t by other s t ruc tu res that w i l l themselves not be changed f u r t h e r , at leas t not permanently. The s ta te desc r ip t i on language uses f i r s t o r d e r predi...
متن کاملTheoretical Use of Cache Memory as a Cryptanalytic Side-Channel
We expand on the idea, proposed by Kelsey et al. [14], of cache memory being used as a side-channel which leaks information during the run of a cryptographic algorithm. By using this side-channel, an attacker may be able to reveal or narrow the possible values of secret information held on the target device. We describe an attack which encrypts chosen plaintexts on the target processor in order...
متن کاملPartitioned Cache Architecture as a Side-Channel Defence Mechanism
Recent research has produced a number of viable side-channel attack methods based on the data-dependant behaviour of microprocessor cache memory. Most proposed defence mechanisms are software based and mainly act to increase the attackers workload rather than obviate the attack entirely. In this paper we investigate the use of a con gurable cache architecture to provide hardware assisted defenc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2018
ISSN: 0278-0070,1937-4151
DOI: 10.1109/tcad.2018.2858402